Error (10500): VHDL syntax error at cj200.vhd(17) near text
来源:学生作业帮 编辑:百度作业网作业帮 分类:综合作业 时间:2024/05/06 05:51:26
Error (10500): VHDL syntax error at cj200.vhd(17) near text ":="; expecting "(", or "'", or "."
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY cj200 IS
PORT (CLK :IN STD_LOGIC;
DB:INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
AB:OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
CS:OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
RD:OUT STD_LOGIC;
WR:OUT STD_LOGIC);
END cj200;
ARCHITECTURE TESTDA OF cj200 IS
VARIABLE ys : INTEGER;
VARIABLE x : STD_LOGIC_VECTOR(7 DOWNTO 0);
BEGIN
x := "00000000";
LOL:LOOP
ys:=0;
DB
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY cj200 IS
PORT (CLK :IN STD_LOGIC;
DB:INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
AB:OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
CS:OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
RD:OUT STD_LOGIC;
WR:OUT STD_LOGIC);
END cj200;
ARCHITECTURE TESTDA OF cj200 IS
VARIABLE ys : INTEGER;
VARIABLE x : STD_LOGIC_VECTOR(7 DOWNTO 0);
BEGIN
x := "00000000";
LOL:LOOP
ys:=0;
DB
初步看了一下,process不可以放在loop循环里面,还有变量VARIABLE只能在process里面用
Error (10500): VHDL syntax error at cj200.vhd(17) near text
Error (10500):VHDL syntax error at bijiao.vhd(26) near text
Error (10500):VHDL syntax error at cqg.vhd(31) near text ":=
Error (10500):VHDL syntax error at biaojue.vhd(16) near text
quartusII 运行报错(1)Error (10500):VHDL syntax error at vga.vhd(
Error (10482): VHDL error at MUX4_1.vhd(18): object "STD_LOG
Error (10327):VHDL error at xd.vhd(17):can't determine defin
VHDL程序错误 Error (10482):VHDL error at washtop.vhd(33):object
Error (10327):VHDL error at Vhdl1.vhd(16):can't determine de
Error (10334):VHDL error at frame.vhd(6):entity "frame" is u
vhdl VHDL error at dt.vhd(25):can't determine definition of
syntax error at line